Physical Design and Implementation Engineer, ASIC
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor's degree in Mechanical Engineering, Electrical Engineering, Industrial Engineering or equivalent practical experience
- 5 years of experience in ASIC physical design flows and methodologies in advanced process nodes.
- Experience in synthesis, PnR and sign-off optimizations, sign-off convergence, including Static Timing Analysis (STA), electrical checks and physical verification.
- Experience in one or more of synthesis/PnR tools (e.g., Genus, Innovus, DC and ICC, STA tools).
Preferred qualifications:
- Bachelor's or Master's degree in Computer Science, or a related technical field.
- 3 years of experience in ASIC physical design flows with strong emphasis on physical verification convergence and tapeout signoff.
- Experience in engineering across physical design and top-level implementation.
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities
- Develop high-performance hardware and software to enable Google’s continuous innovations in working with Application Specific Integrated Circuits (ASIC) as a Physical Design and Implementation Engineer.
- Collaborate with Architects and Logic Designers to initiate architectural feasibility studies, establish timing, power, and area design objectives, and investigate Register Transfer Language (RTL)/design trade-offs for physical design closure.
- Work with Verification and Software teams to comprehend and execute the design requirements for clocking and power management.
- Develop all aspects of ASIC RTL2GDS implementation for high Performance, Power, Area (PPA) designs.
- Manage block and sub-system level physical implementation and Quality of Results (QoR) (e.g., power, timing, area).
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.