Senior ASIC Design Performance Verification Engineer, Silicon
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor's degree in Electrical Engineering or Computer Science or equivalent practical experience.
- 5 years of experience in simulating digital reasoning at Register-Transfer Level (RTL) level using SystemVerilog and UVM.
- 5 years of experience in performance verification for IPs.
Preferred qualifications:
- Experience in Caches Hierarchies, Coherency, Memory Consistency Models, Double Data Rate SDRAM/Low Power Double Data Rate SDRAM (DDR/LPDDR), Peripheral Component Interconnect Express (PCIe), Packet Processors, Security, or Clock and Power Controllers.
- Experience with Interconnect Protocols (e.g., AHB, AXI, ACE, CHI, CCIX, CXL).
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.Responsibilities
- Develop a performance verification test plan from architecture specifications and goals; analyze performance data and conduct reviews with architecture and design teams to get a sign-off.
- Plan and execute the performance verification of the next generation configurable infrastructure Internet Protocols (IPs), interconnects and memory subsystems.
- Use constrained-random verification environments and develop stimulus, enhance existing performance monitors and scoreboard infrastructure using SystemVerilog and Universal Verification Methodology (UVM).
- Verify the impact of low power optimization on performance.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.